Subject title: Advanced digital
Subject code: EE3083
Number of Credits: 3
Evaluate:

Exam: 50%

Check: 0

Exercises: 0

Major Assignment: 40%

Experiment: 10%

Course description: This course helps students understand logic synthesis, the transformation from a multilevel circuit description to an optimal gate description. This course deals with the design of exact and approximate algorithms for logic synthesis that form the basis for VLSI Computer-Aided Design (CAD) design tools. Topics include synthesis of two-level circuits, synthesis of multi-level circuits, synthesis of state machines. At the same time, this subject also helps students know how to use HDL in designing combinational systems, sequential systems and FSM. 
Curriculum: Logic Synthesis and Verification Algorithms, by Hachtel and Somenzi, Springer Science
Experimental Materials:  
Old exam: